Digital Logic Analyzers
File size: 0
File type: pdf
Last download on: Thu Mar 21, 2013 05:49:01 PM
Introduction Jitter in the 100 ps range is negligible for an application with a 50 MHz clock having a nominal period of 20 ns. Within this data- valid window, you can have nanosecond rise and fall times, with setup times also in the nanosecond range.
Jitter Basics Jitter is defined as either the deviation of a signalÂ’s transition from its ideal position in time or the timing variation from transition to transition. Jitter sources include power supply noise, ground bounce and Vdd noise. Ground bounce shifts the Vcc and Gnd levels in a circuit. Phased locked loops (PLL) are one type of circuit employed in a wide variety of designs that depend upon these reference levels for a stable frequency output. Shifts in the Vcc and Gnd level can easily change threshold crossing levels in a PLL, affecting the transition time and resulting in jitter. Crystal references are prone to thermal and mechanical noise. And crosstalk from adjacent lines can couple into the lines of interest. Whatever its source, jitter can significantly reduce margin in an otherwise sound design. For example, excessive jitter can increase the bit error rate (BER) of a communications signal by incorrectly transmitting a data bit stream. In digital systems, jitter can violate timing margins, causing circuits to behave improperly.
Bookmark or share this info on Google+ and leave comment at below :
People who downloaded this also viewed in this sites:
Like so many electronic test and measurement tools, a logic analyzer is a solution to a particular class of problems. It is a versatile tool that...
Overview . Gates, latches, memories and other logic components are used to design computer systems and their subsystems ; Good understanding of...
Digital Logic Fundamentals, Basics,Combinational Circuits, Sequential Circuits ...
Leave comment :
"Understanding and Performing Precise Jitter Analysis"
Related Free Files